We present microscale self-assembly as a suite of techniques that promotes the electronics industry's initiative towards functional diversification and function densification, and two specific programmable self-assembly projects that are driven by real-world limitations and aspirations of present assembly and packaging technologies. Towards said goals, we demonstrate that our processes can improve existing assembly and packaging techniques, and also enable possibilities restricted by current industry methodologies.
INTRODUCTION
As the electronics industry nears the limits of historic CMOS scaling [1] , prevailing growth driven by a continuous reduction in cost per function can no longer be sustained by the scaling of transistor density. The assembly and packaging sector is increasingly undertaking the responsibility of maintaining current growth rates, and it is doing so based on the principles of functional diversification and function densification. Functional diversification, also known as "More-than-Moore" (MtM) [2] is a focus on system integration/heterogeneous integration rather than transistor density. Function densification, in the context of the prevalent planar fabrication processes, implies the use of stacking components to increase device density.
We present microscale self-assembly as a suite of techniques that augments both functional diversification and function densification and two specific projects that are motivated and refined by industry input. We demonstrate that self-assembly can not only improve existing assembly and packaging techniques, but also enable possibilities restricted by current industry methodologies.
NOMENCLATURE

Self-assembly
Even within the scope of microscale assembly and packaging, the term "self-assembly" is ill defined and has been liberally used. There is much other work titled "self-assembly" that deals exclusively with alignment, rather an entire assembly. Notably, work from Koyanagi et al., though titled "self-assembly", focuses on (and excels in) aligning and bonding silicon chips on micro-fabricated silicon pedestals of corresponding dimensions [3] . "Self-alignment" is probably a more appropriate title for such studies, drawing the distinction between investigations focused on alignment and work that also includes a stochastic transportation mechanism that brings discrete components to the vicinity of the intended assemblies.
Self-assembly has been defined as the autonomous organization of components into ordered patterns or structures without human intervention [4] . Specifically in the scope of microscale assembly and packaging, we add that: self-assembly usually involves a stochastic transportation phase that brings discrete components to specified binding locations on a substrate, an alignment phase that correctly orients components at the binding sites, and a final step that permanently adheres components to the binding locations.
Programmable Self-assembly
In the context of microscale self-assembly, "programmability" implies the ability to direct different reliably reproducible outcomes with the same set of components in a self-assembly process.
REPRESENTATIVE WORK
Microscale self-assembly methods can be broadly classified by their transportation and alignment mechanisms. Representative work within the field includes the following:
Fluidic Transport -Shape Matching Alignment
Yeh et al. presented the seminal work based on fluidic transport and shape matching alignment [5] , which later spun-off into a start-up. By combining Yeh's concept of shape matching under fluidic flow with capillary forces as drivers of self-assembly, Parviz et al. demonstrated the possibility to assemble multiple device types simultaneously onto a variety of substrates [6] , including flexible plastics [7] . Based on similar delivery and alignment concepts, programmability was also demonstrated through the use of photosensitive materials to control the access of components to binding locations [8] .
Fluidic Transport -Capillary Forces Alignment
Jacobs et al. demonstrated the use of fluidic transport and capillary force alignment for the assembly of LEDs and discrete monocrystalline solar cell chips onto flexible substrates [9, 10] . In the latter example, the delivery of components onto the destination substrate was performed by first confining the solar cell chips in a silicone-oilwater interface, and pulling the substrate through this interface in the proximity of the chips. This procedure allowed the solder-coated contact pads to come into contact with the chips, thereby aligning and assembling chips onto the contact pads [10] .
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Mechanical Agitation Transport -Shape Matching Alignment
Our laboratory previously demonstrated the use of mechanical agitation to distribute components in an air environment, and the use of shape matching to capture and align components [11] . Ramadan et al. extended the methodology by devising a methodology that uses magnetism in addition to shape matching [12] .
MOTIVATION
The aforementioned work was early proof of principle demonstrations, and did not measure metrics of interest to extending the ideas to high volume assemblies, replacing serial pick-and-place robotics. Our ongoing collaboration with Intel Corporation focuses our efforts towards using self-assembly to augment existing assembly and packaging technologies, as well as developing new pathways that would otherwise be impossible with current assembly and packaging techniques.
We present two projects driven by real-world limitations and aspirations of current assembly and packaging technologies.
TEMPLATE-BASED SELF-ASSEMBLY
Proximate active cooling solutions are increasingly sought as the industry achieves diversification and densification goals by applying methods such as system in package (SiP). SiP processes electrically and mechanically integrate dies from disparate processes into a functional package. The increased (three dimensional) device density strains prevailing package thermal management regimes.
Our first method was developed around the desire to assemble dense grids of next-generation thermal-electric cooling (TEC) chips in the immediate vicinity (on the devices, within the organic package) of thermal hot spots. Active cooling at hot spots works to redistribute concentrated heat, and thus permits the improvement of the form-factor of device/package-wide heat-dissipation solutions. Other benefits include the possibility to implement energy efficient feedback driven cooling schemes.
While the TEC chips are being developed within Intel, the assembly process was assigned to our laboratory. The p-type and n-type TEC chips is expected to be 100 -500 μm in lateral size, and about 100 μm in thickness. The required surface coverage of these components is 80% of the substrate surface or better.
The template-based self-assembly process has gone through several iterations. The latest process-flow is as follows in Figure 1 (silicon test parts have one side coated with gold; all gold surfaces are treated to be hydrophobic using dodecanethiol self-assembled monolayers (SAM)): Each run of the process shown in Figure 1 completes half the grid. In the case of the assembly of discrete TEC devices, we can assemble p-type components, onto a prepared substrate, in the first pass, n-type components on the second pass, and lastly, lay the final connections required to make the TEC grid functional (Figure 2, Figure 3 ). Through experimental analysis we discovered that the performance bottleneck on mechanical agitation type self-assembly processes is the tendency of components to escape from the apertures in the assembly templates. The vertical agitation (perpendicular to the substrate plane) used to distribute and transport components over the assembly area has a sizable likelihood to impart enough energy for delivered components to jump out of the traps [15] ; incomplete assemblies were predominantly caused by escapement of parts during the delivery process (in this instance, we are able to say that successful delivery implies successful assembly). We modified our setup to couple the force imparted by the vertical agitation into planar (substrate plane) components. Without making any mechanical modifications to the setup, we are now able to control the movement of components on an assembly template or substrate with random jumping, directed jumping, and directed walking modes (where components move across the surface in the defined direction with a surface-hugging behavior resembling crawling or walking) [13] . The significance of the walking modes is the ability to move components across assembly areas without disturbing components that are already delivered. Delivery processes can also be made to be feedback driven ( Figure   4 ), where visual feedback is used to identify empty apertures and direct excess components towards them, guaranteeing complete delivery.
The programmability of our methodology is partially demonstrated in the feedback driven transportation phase. Given a hypothetical template with two separate regions of binding sites, we will be able to direct parts to either region (or both regions) repeatedly and predictably, thereby enabling distinct outcomes without any change in components.
A non-feedback driven method is similar to the sequence shown in Figure 4 except that we walk parts according to a predetermined sequence that, given a certain amount of excess parts, effectively nullifies the possibility that any slot could be left empty after the run. This delivery process can be modeled using a chemical kinetics analogy as a pseudo first order system, wherein the rate of assembly depends only on the number of unfilled sites. For such a system, the reaction rate constant k is a function of drive frequency and displacement of the sinusoidal drive. Using different input conditions, we experimentally obtain the equivalent rate constants and their distributions by performing analysis on high-speed video recordings of our experiments. Figure 5 shows image analysis results from videos of two instances of our assembly process (all other experimental parameters held constant except driving frequency of actuator) on the assembly template shown in Figure 4 with 50% part redundancy. The constants added into each of the two model equations account for deliveries that have occurred prior to the commencement of our walking mode experiments. With similar actuator input parameters and part redundancy as the experiments featured in Figure 5 , Figure 6 shows the averages and variances of k for different drive frequencies, derived from 5 experiments per frequency.
Each batch of template-based assembly for our 790×790×330 μm 3 test chips covers 31% of the target substrate, providing a total surface coverage of 62% with two transfers (Figure 3) . With two transfers, our 370×370×150 μm 3 test parts will bring total surface coverage up to 80% [13] , achieving our stipulated goal.
We would like to point out that the rate of assembly can be tuned with the system input parameters effectively, thereby giving us a window of process parameters to work with for different part sizes and/or assembly areas. Also the tight distribution of the assembly rates, even within a laboratory setting, demonstrates that the process is robust and repeatable.
Besides silicon chips, our template-based self-assembly methodology can also be applied to the assembly of surface mount technology (SMT) thin-film resistors and monolithic ceramic capacitors of the 01005 standard (0.016"×0.008", 0.4mm×0.2mm) [16] . Template 1 ( Figure 7) ensures that only one component will be allowed into template 2, and template 2 guides the in-plane orientation of the component. During the solder reflow process, the molten solder wets the metallized contact-ends of the SMT components and aligns them to the contact pads on the target substrate. At the end of the solder reflow, mechanical and electrical bonds between components and substrate were achieved, completing the transport, alignment and bonding stages of a self-assembly process. Current industry methodologies for assembling 01005 components are significantly less efficient than that for larger SMT standards (largely due to the very small size of 01005s) [16] . Besides providing an alternative to this bottleneck, our methodology also enables arbitrary in-plane orientation (a challenge in pick-and-place robotics) for the assembly of SMTs, enabling greater flexibility with component placement/assembly. 
FLUIDIC SELF-ASSEMBLY
Function densification is an integral component in the industry's progress towards tera-scale computing. To achieve the necessary memory bandwidth, it is necessary to assemble processor and memory modules in immediate proximity, with solutions such as the 3D Stacked Die Memory Multichip Package (MCP) [17] .
Current assembly and packaging technology is however very inefficient at performing pick-and-place with thin (low aspect ratio) devices, typical of the dimensions of memory dies (about 6mm × 6mm in lateral dimensions, and thicknesses of less than 100 μm). The alternative solution in the handling of thin chips involves wafer level processing (relies on the physical wafer to manipulate devices fabricated on it), thus heavily restricting the assembly process and ultimately hamstrings the development of the Stacked Die MCP and other innovations involving very thin components.
Given the initial target parameters (from Intel) of developing a process for components with aspect ratio of 1:10 (thickness: lateral dimension) or better, a more delicate handling mechanism than previously shown is required. We therefore developed a fluidic-based self-assembly methodology that uses the air-water interface (recall that Jacobs et al. uses a silicone oil -water interface [10] ) as the medium of transportation, and aligns and temporarily assembles components onto an assembly substrate using capillary forces [18] .
Components (1000×1000×100 μm 3 ) with one face coated in gold are fabricated using silicon. Gold-coated silicon assembly substrates were prepared with square openings, exposing silicon, that were designed to be slightly larger than the lateral dimensions of the components. All gold surfaces were then treated to be hydrophobic using dodecanethiol SAM.
To correct the orientation of the components, parts are introduced onto a water surface, and a controlled agitation is then applied. Given the surface treatment, the components will preferentially orient themselves with their gold sides facing upwards. The assembly substrate is then pulled up, at an angle, through the air-water interface, in the immediate vicinity of the floating components. When the level of the assembly substrate reaches the top edges of a row of assembly sites (Figure 9 a) , controlled agitation (generating Faraday waves on the water surface) is applied to cause the components to arrange themselves such that the edge of a single part is pinned to the edge of a single site (Figure 9 b-c). At this point, the assembly substrate is pulled up, allowing an entire row of parts to be transferred and self-aligned to the substrate. By repeating this pull-up, pause and agitate cycle, entire assembly substrates can be filled. At this point, we can transfer the arrays of thin parts onto a destination substrate.
Programmability is demonstrated by our ability to assemble only on alternate rows of binding sites. After a single (first) row of parts have been transferred onto the assembly substrate, we can avoid assembling on the subsequent row by agitating the water surface while we pull up the substrate, bypassing the second row and stop at the assembly position of the third. Using similar methods, we can reproducibly assemble on arbitrary rows, thus demonstrating the programmability of our methodology.
By depositing nickel squares near an edge of our thin square parts and positioning a magnet underneath each binding site underneath the assembly substrate ( Figure   10 ), we extend our fluidic assembly methodology to include orientation specificity. In Figure 11 , we demonstrate the delivery of two rows of 1:20 aspect ratio test parts (2000×2000×100 μm 3 ) onto an assembly substrate. The most significant aspect of this work lies in the aspect ratio of the components being self-assembled; no other assembly technique has been demonstrated to work efficiently with dies with extreme aspect ratios of up to 1:50, verified through studies on scaling effects [18] . Our fluidic self-assembly process-flow can conceivably be integrated with wafer level packaging (WLP) techniques to realize a parallel-assembly variant of the Stack Die MCP previously mentioned. WLP involves modifying the traditional chip manufacturing process flow to include system integration, establishing internal/external electrical connections, packaging, etc., before dicing the wafer into discrete devices, realizing the goals of functional diversification and function densification.
CONCLUSION
We present microscale self-assembly as a suite of techniques that promotes the electronics industry's drive towards functional diversification and function densification. We demonstrate two specific self-assembly projects that are geared towards the enhancement of current assembly and packaging technologies as well as to enable revolutionary pathways. To improve product throughput, we harness the parallel and scalable nature of self-assembly; to augment process versatility, we design our systems with an emphasis on programmability, while, at the same time, making sure that our methodologies remain high volume manufacturing compatible. These advancements in the field of microscale self-assembly will contribute towards industry goals of functional diversification and function densification. 
